In this visible role, your primary responsibilities will include:
• Assist senior engineers in the development, testing, and deployment of EM/SEB/thermal analysis methodologies and flows
• Support the automation, maintenance, and regression testing of CAD flows from setup through sign-off
• Help run, validate, and debug simulation and verification runs on benchmark and production designs
• Assist in developing and maintaining verification scripts and rule checks for clock trees, high-speed data paths, and critical signal nets
• Partner with senior team members to support cross-functional teams (Physical Design, Timing, Circuit Design, Power) by triaging flow execution issues and gathering data
Minimum Qualifications
BS or MS degree in Electrical Engineering or a related field
Preferred Qualifications
Strong academic foundation in VLSI design, semiconductor physics, circuit theory, or computer engineering
Basic understanding of electromigration (EM) mechanisms, heating effects, current density, or chip reliability concepts
Exposure to fundamental concepts in static timing analysis (STA), circuit simulation (SPICE), parasitic extraction, or physical design principles
Proficiency in at least one of Tcl, Python, or Perl scripting languages
High motivation, strong problem-solving abilities, and eagerness to learn complex CAD methodologies
Prior internship, co-op, or academic research experience in VLSI design, CAD/EDA flow development, or chip reliability
Familiarity or hands-on exposure to commercial EDA tools (e.g., Voltus, RedHawk, Primetime, ICC2, Innovus, or SPICE simulators) through coursework or projects is a plus
Curiosity about or coursework in AI/ML applications in CAD/EDA workflows
Proactive attitude with a demonstrated ability to learn quickly under mentorship and guidance
Strong collaboration and communication skills